ACS nano · 2026
Nonvolatile Sequential Logic Enabled by CuInP2S6 van der Waals Ferroelectric Field-Effect Transistors.
СтатьяНазвание и аннотация: Перевод пока не подготовлен
Обработка статьи · этапы, ошибки и управление
Загрузка состояния…
Ошибки и ограничения
История · было → стало
Состояние обновляется каждые 5 секунд, пока блок открыт. Процент показывается только там, где известен объём работы. Пауза останавливает продолжение этапа; текущий запрос к источнику может завершиться.
Lee Hanwool, Kang Junzhe, Lin Ye, Xu Xiaotong, Zhao Zijing, Ryu Hojoon, Tunga Ashwin, Shukla Ankit, Rakheja Shaloo, Zhu Wenjuan
Аннотация
Nonvolatile flip-flops and latches have been proposed as key building blocks for improving the reliability and energy efficiency of computing systems operating under aggressive power gating and intermittent power availability. Ferroelectric field-effect transistors (FeFETs) based on van der Waals (vdW) heterostructures provide a promising approach for nonvolatile sequential logic by enabling direct integration of memory functionality into logic devices while minimizing interface-related degradation. In this work, CuInP2S6-based vdW FeFETs are fabricated in both metal-ferroelectric-metal-insulator-semiconductor and metal-ferroelectric-semiconductor configurations, exhibiting robust ferroelectric switching and stable nonvolatile behavior. Building on these devices, ferroelectric nonvolatile inverters are realized, followed by a nonvolatile ferroelectric latch that reliably restores its logic state after complete power loss. The proposed latch leverages ambipolar MoTe2 channels to inherently drive the FeFET gate-source and gate-drain voltages to full rail-to-rail values (VGS = VGD = ±VDD) in a state-dependent manner, thereby ensuring reliable polarization switching without auxiliary sensing circuitry or additional bias-management schemes. Owing to the clean vdW interfaces and intrinsic circuit operation, the latch restores its state upon power recovery using only simple control signals. These results demonstrate the strong performance of 2D vdW FeFETs and establish nonvolatile latch operation as a viable experimental platform for nonvolatile sequential logic and energy-efficient computing architectures.